Mechanized Veri cation of Compiler Backends

نویسندگان

  • Axel Dold
  • Thilo Gaul
چکیده

We describe an approach to mechanically prove the correctness of BURS speciications and show how such a tool can be connected with BURS based back-end generators 9]. The proofs are based on the operational semantics of both source and target system languages speciied by means of Abstract State Machines 15]. In 31] we decomposed the correctness condition based on these operational semantics into local correctness conditions for each BURS rule and showed that these local correctness conditions can be proven independently. The speciication and veriication system PVS is used to mechanicalyy verify BURS-rules based on formal representations of the languages involved. In particular, we have deened PVS proof strategies which enable an automatic veriication of the rules. Using PVS, several erroneous rules have been found. Moreover, from failed proof attempts we were able to correct them.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Towards a Formal Verification of a Secure and Distributed System and Its Applications

This paper presents research towards the formal speci cation and veri cation of a secure distributed system and secure application programs that run on it. We refer to the whole system | from hardware to application programs written in a concurrent programming language | as the Silo, and to a simpli ed view of the Silo as the miniSilo. Both miniSilo and Silo consist of a collection of microproc...

متن کامل

Of What Use is a Veri ed Compiler Speci cation ?

Program veri cation is normally performed on source code. However, it is the object code which is executed and so which ultimately must be correct. The compiler used to produce the object code must not introduce bugs. The majority of the compiler correctness literature is concerned with the veri cation of compiler speci cations rather than executable implementations. We discuss di erent ways th...

متن کامل

Design Compiler SYNOPSYS VANTAGE VHDL

We present a solution to the veri cation problem of high-level synthesis. The high-level synthesis system CALLAS takes as input an algorithmic speci cation, in VHDL, and produces as output an EDIF netlist. Both, the speci cation and the generated netlist can be interpreted as nite state machine descriptions. Then, in this context, the veri cation problem is reduced to proving the behavioral equ...

متن کامل

An Architecture for Veri ed

machine term rewriting graph rewriting traversal techniques . . . prefabricated parts generated from specifications Compiler executes Figure3. Implementation architecture 4.3 An Initial Correct Compiler The discussion in the previous subsection relies on the availability of a correct compiler for the implementation language. This problem must be dealt with in order to continue. The aim of this ...

متن کامل

Asynchronous Circuit Veri cation Using Trace Theory and CCS

We investigate asynchronous circuit veri cation using Dill s trace theory as well as Milner s CCS as mechanized by the Concur rency Workbench Trace theory is a formalism speci cally designed for asynchronous circuit speci cation and veri cation CCS is a gen eral purpose calculus of communicating systems that is being recently applied for hardware speci cation and veri cation Although both forma...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998